Skip to content

Mt8196/v0.1 - #11205

Open
mtkcyril wants to merge 2 commits into
thesofproject:mt8196/v0.1from
mtkcyril:mt8196/v0.1
Open

mtkcyril wants to merge 2 commits into
thesofproject:mt8196/v0.1from
mtkcyril:mt8196/v0.1

Conversation

@mtkcyril

Copy link
Copy Markdown

No description provided.

Cyril Chao added 2 commits September 16, 2026 14:05
Replace the hard-coded 16-byte alignment with DCACHE_LINE_SIZE
so the DMA buffer alignment follows the platform configuration.

Signed-off-by: Cyril Chao <cyril.chao@mediatek.corp-partner.google.com>
Move the DRAM base from 0x90000000 to 0x92200000 and update
the corresponding cached, non-cacheable and unused MPU regions.

Signed-off-by: Cyril Chao <cyril.chao@mediatek.corp-partner.google.com>
@sofci

sofci commented Sep 16, 2026

Copy link
Copy Markdown
Collaborator

Can one of the admins verify this patch?

reply test this please to run this test once

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants